Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia 2011-2 Departamento de Ing. Electrónica Circuitos Digitales II Universidad.

Slides:

Advertisements

Presentaciones similares

You need to improve the way you write and think in Spanish - Time This is an interactive presentation. You need your work sheet, your pencil, and your.

Advertisements

You need to improve the way you write and think in Spanish – At what time? This is an interactive presentation. You need your worksheet, your pencil, and.

How to tell time in Spanish

Telling Time (Cómo decir la hora).

Ay Dios mio! Me quiero ir a la casa!

Recycling Posters By: Joel Reyes Ana Sanchez Osvaldo Vázquez

Mr. Redaelli OnlineTaco.com. To Have - Tener Yo tengo – I have Tú tienes – You have (Informal) Usted tiene – You have (Formal) El tiene – He has Ella.

How to Conjugate… SPANISH VERBS.

El pretérito The Preterite

To be, or not to be? Lets start out with one of the most important verbs in Spanish: ser, which means to be.

-ER & -IR Verbs As we saw in the previous presentation, there are three conjugations of verbs in Spanish: –AR, –ER, and –IR. -ER and –IR verbs are often.

-AR Verbs In Spanish, there are three classes (or conjugations) of verbs: those that end in –AR, those that end in –ER, and those that end in –IR. This.

Gusta, again! Earlier in the course, we saw how to express likes and dislikes about activities, i.e., gusta + a verb. In this slide show, we are going.

Telling Time Grammar Essential #8.

Telling Time in Spanish Grammar Notes

El Pretérito El Pretérito: parte 1. El Pretérito The preterite tense is a past tense. Just because an actions occurs in the past does not mean that the.

Lunes el diecinueve de marzo. The future tense is used in Spanish to talk about future events. It is used when ever we would use the phrase I will… in.

Presente Progresivo “ing”

Adverbs Mosaicos, p. 138.

You have already learned that ser and estar both mean to be but are used for different purposes. These charts summarize the key differences in usage between.

Game Cluedo: How to Play 1.Your group should have the 21 cards containing 6 cards of suspects, 9 rooms and 6 weapons, a tally card for each member and.

In both English and Spanish, the verb to be (ser) and numbers are used to tell time. Copyright © 2008 Vista Higher Learning. All rights reserved.

In Lecciones 6–9, you learned the preterite tense

¿Qué hora es? What time is it? (What hour is it?).

Arquitectura de Computadores I

Time Expression with Hacer

Los dias de la semana.

The Imperfect… take notes somewhere The imperfect tense is used to refer to actions in the past that occurred regularly or repeatedly. I used to walk every.

Las Tiendas Grocery Shopping in the Spanish-speaking world.

-Ar ending verbs. -AR Verbs In Spanish, there are three classes (or conjugations) of verbs; those that end in –AR, those that end in –ER, and those that.

Telling Time Unidad 2 Etapa 2. Telling time in Spanish : Its 2:00.--Son las dos. Its 3:00.--Son las tres. Its 4:00.--Son las cuatro. Its 5:00--Son las.

Expresiones Lección 1 Presentaciones con el verbo presentarle.

ANTE TODO It is a misunderstanding to think that ¿Qué? always translates as What?, and that ¿Cuál? and ¿Cuáles? always translate as Which? ¿Qué? and ¿Cuál?

Making comparisons In this slide show, well look at ways of expressing differences and similarities.

Entrada: Los verbos en la historia (Entrance: Verbs in the story) Copy the date and title, and log the entry in your table of contents. Take a Realidades.

El pretérito The preterite tense is used to talk about actions that occurred in the past. These events occurred and ended at specific times These events.

Los Verbos Capítulo 1 Parte 2.

¿Qué hora es? Telling Time en Español Sra Spampinato.

Subject Pronouns and AR verb conjugations As you click through this powerpoint, you will need to answer the questions on your worksheet. At the end, you.

Recuerdos del Pasado Español 2 Capítulo 4A.

Circuitos Digitales II The General Computer Architecture The Pipeline Design Semana No.11 Semestre Prof. Gustavo Patiño Prof.

(por favor) By emory gibson Para describir how long ago en español, presta attencion.

Circuitos Digitales II MIPS: Almacenamiento de datos. Formatos de instrucción Formatos de instrucción Semana No.4 Semestre Prof. Eugenio Duque Pérez.

el plato-plate el tenedor-fork la cuchara-spoon el cuchillo-knife el vaso-cup la servilleta-napkin la cuenta-bill.

Fecha: martes 26 de febrero de 2013

Diseño de Circuitos de Aplicación Específica Metodologías de diseño Circuitos Integrados de Aplicación Específica PrincipiosGenerales.

DOUBLE OBJECT PRONOUNS Double Object Pronouns b Double Object Pronouns occur when an indirect object pronoun and a direct object pronoun are used in.

Telling time in Spanish: Explanation Practice exercise index McCarron.

THE VERB TENER Spanish 1- 9/23/13 Sra. Baldwin. TENER Tener is a verb that means “to have”. It has irregular forms (does not follow a pattern) and must.

Cancela, JM. Ayán C. University Of Vigo. Throughout history the definition of learning has been conceptualized in many different ways depending on the.

La Lección del Repaso Antes de entrar en la clase de Español IV, necesita saber esta información.

Articles, nouns and contractions oh my!. The POWER of the article THE 1. There are four ways to express THE in Spanish 2. The four ways are: El La Los.

Por vs. Para. The prepositions “por” and “para” can both mean “for” in English. However, they are not interchangeable. "Por" has many uses, and so it.

 Making complete sentences How to make complete sentences in Spanish. The following presentation is designed to help you learn how to do the following:

Present Tense of Regular –AR Verbs. An infinitive tells the meaning of a verb without naming any subject or tense. There are three kinds of infinitives,

What are subject pronouns??? They replace the subject in the sentence. For example: IWe You HeThey She.

Subject Pronouns Spanish.

 When one person or thing is more or less than another person or thing.  EX: Spanish is more fun than history.  EX: Spanish is less difficult than.

 1. Why should a person learn Spanish? Give at least 3 reasons in your explanation.  2. What Spanish experiences have you had? (None is not an option.

Negatives and Questions. Negatives Consider the following sentences: Juan estudia mucho. Marta y Antonio viven en Georgia. Rita y el chico necesitan.

Español la memoria (1): cómo trabajarla bien. Hoy vamos a… mirar escucharpensar hablar memorizar.

ANTE TODO ¿Dibujas mucho? ¿También tomas tú geografía?

-AR Verbs In Spanish, there are three classes (or conjugations) of verbs: those that end in –AR, those that end in –ER, and those that end in –IR. This.

¿Cuánto tiempo hace que…? You can ask when something happened in Spanish by using: ¿Cuándo + [preterit verb]…? ¿Cuándo llegaste a la clínica? When did.

To be, or not to be? Let’s start out with one of the most important verbs in Spanish: ser, which means “to be.”

To be, or not to be? Let’s start out with one of the most important verbs in Spanish: ser, which means “to be.”

(How to tell time in Spanish)

First Grade Dual High Frequency Words

Quasimodo: Tienes que hacer parte D de la tarea..

Transcripción de la presentación:

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Circuitos Digitales II The General Computer Architecture The Multicycle Design Semana No.10 Semestre Prof. Eugenio Duque Prof. Gustavo Patiño (en comisión) Departamento de Ingeniería Electrónica Facultad de Ingeniería

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Data/Control Signal Flow Examples The following diagrams illustrate the flow of control signals and data in some example MIPS instructions in the single cycle implementation. The single cycle implementation is just a stepping stone to the final MIPS design, but this simpler example has all the features of the more complex final design in terms of data routing and the way in which the control signals determine the specific operation for each given instruction. Note the data flow in these instructions.

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Start of R-Type Instruction

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Next Step of R-Type Instruction

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Third Step of R-Type Instruction

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Completion of R-Type Instruction

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Load Instruction

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Branch Instruction

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Jump Instruction Circuitry Added

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Jump Instruction Flow

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Drawbacks of the Single-Cycle Implementation We have now completed design of the basic MIPS CPU. Although a good basic design, it has a serious drawback: The processor is designed so that all instructions complete in one clock cycle. While this assures that there is sufficient time to complete any instruction, it also means that one clock period must be long enough to accommodate the longest and most complicated instruction. Thus, ALL instructions take as long as the longest instruction. Since many (most!) instructions in the MIPS architecture take less time to execute than the longest instructions (which are usually the lw memory reference instructions), this means that we are slowing execution of the CPU a large part of the time to accommodate instructions that occur substantially less frequently.

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Comparative Instruction Timing

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia MultiCycle Implementation A solution to the single-cycle problem is stated as follows: Each instruction has several phases, such as fetch/decode, register selection, ALU processing, etc. Instead of using a single clock cycle for the whole instruction, run the clock much faster, and have a single clock cycle for each of the elements or phases of the instruction process. Many instructions take fewer phases (for example, jump, branch [the fewest phases], register-register or store instructions), so these instructions execute much faster. As most instructions execute faster than the longest instructions (such as lw), the average instruction time will be reduced substantially.

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia MIPS Multicycle Concept Split the processing into five processing segments. Run the clock much faster (essentially 5X faster!). Do one instruction segment per clock cycle. PC updates, branches and jumps take 3 processing segments since they are simpler; they run much faster. Register-register instructions do not require memory access. They take four instruction segments and finish in about 30% more time than jumps and branches. Only load memory-access instructions take a full five processing segments (store takes only four), but do not slow down the other instructions to their speed.

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Multicycle Implementation

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Times Instruction Cycle Times

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Multicycle Advantages For most instructions, it is saved 20-40% in clock cycles and the processor is much faster, as mentioned earlier. Since different parts of the circuit are active only for one cycle at a time, we can use less circuitry because parts of the computer can be reused in different cycles. The CPU now needs only one ALU, since it can do the PC update functions prior to the ALU processing. Since we access memory for data and instructions in different clock cycles, we only need one path to memory.

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Major Impediment to Multicycle Implementation The multicycle processor takes up to 5 clock cycles to complete an instruction. Each time the clock ticks, part of the instruction is completed, not all of it. That means that at the end of each clock cycle, we have partial instruction results, but no place to store them! A first concern is therefore a way to store intermediate data as the instruction winds its way through the various segments of processing.

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Intermediate Results Storage Requirements

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia First-Pass Register Placement

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Preliminary Multicycle Design Without Control The preliminary processing design is more compact

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Multicycle with ALU Control and PC

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Completed Multicycle Design

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Multicycle Summary We have redesigned the MIPS CPU to accommodate a 5-segment instruction partition with each segment taking one clock cycle. In doing so, instruction execution time was decreased ~ 30-40% and greater efficiency was obtained by reducing the circuitry. In the next lecture, we will take the final step in the MIPS design and complete the R2000 architecture.

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Circuitos Digitales II The General Computer Architecture The Pipeline Design Semana No.10 Semestre Prof. Eugenio Duque Prof. Gustavo Patiño (en comisión de estudios) Departamento de Ingeniería Electrónica Facultad de Ingeniería

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Some Unsolved Questions When we defined multicycle, did we also define pipeline ? Multicycle is pipeline ? Or, pipeline is multicycle ? So, what does translate pipeline ? What conditions must be met by the inter-stage registers in order to guaranty pipeline ? What is the relation between pipeline and parallelism? Currently, which are the trends in the pipeline paradigm ?

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia The Pipelined MIPS Processor

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Pipeline Architecture

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Sequential Versus Pipelined Execution

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Speed Advantage of the Pipeline

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Pipeline Stages

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Overlapped Pipeline Execution

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Single-Cycle Datapath

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Single-Cycle Datapath with Pipeline Registers

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Instruction Process Through Pipeline (1)

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Instruction Process Through Pipeline (2)

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Instruction Process Through Pipeline (3)

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Instruction Process Through Pipeline (4)

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Instruction Process Through Pipeline (5)

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Adding Control

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Full Pipeline Design with Control Lines

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Example: The Pipeline in Action

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Pipeline Processor Operation Summary

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Problems to be analyzed in the next class Hazards Data Hazard Control Hazard Solutions Forwarding Stalls Problems with Branch

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Hazards

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Hazards (…cont)

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Data Hazard in the Pipeline

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Control Hazard in the Pipeline

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Forwarding as a Solution to Data Hazards

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Forwarding Unit in the Pipeline

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Forwarding Unit Operation

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Stalls

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Result of Stall Approach

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia Result of Stall Approach (…cont)